Listing and Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

- 1. (currently amended) A circuit arrangement comprising:
- a first circuit having an output line and an input line;
- a second circuit having an input line for receiving signals from the output line of the first circuit, <u>and</u> an output line for transmitting signals to the input line of the first circuit; and
- a control circuit for controlling signals transmitted from the second circuit output line of the second circuit to the first circuit input line of the first circuit by inhibiting the signals transmitted from the output line of the second circuit to the input line of the first circuit when the first circuit is transmitting signals to the input line of the second circuit.
- 2. (currently amended) The circuit arrangement of claim 1 wherein the control circuit controls signals transmitted from the second circuit output line to the first circuit input line in accordance with signals transmitted at the output line of the first circuit arrangement is included in a television receiver.

3. (cancelled)

- 4. (currently amended) The circuit arrangement of claim 2, wherein the control circuit keeps the input line of the first circuit at a high state when the first circuit is transmitting signals at the output line to the input line of the second circuit.
- 5. (currently amended) The circuit arrangement of claim 2 wherein the first circuit is a selected one of <u>a</u> Universal Asynchronous Receiver/Transmitter (UART) and <u>a</u> Universal Synchronous/Asynchronous Receiver/Transmitter (USART).
- 6. (original) The circuit arrangement of claim 5, wherein the second circuit is a G-Link circuit.

- 7. (original) The circuit arrangement of claim 2 wherein the second circuit further comprises a bi-directional line.
- 8. (original) The circuit arrangement of claim 7, wherein short-circuiting the bidirectional line initiates a demonstration mode.
- 9. (original) The circuit arrangement of claim 8 wherein the shorting circuiting is a short circuit to ground.
- 10. (original) The circuit arrangement of claim 1 wherein the first circuit generates an interrupt signal if the first circuit receives the signals transmitted from the second circuit.
- 11. (currently amended) The circuit arrangement of claim 1, wherein signals transmitted from the output line of the first circuit at the output line control an external pager module through the second circuit for connecting to a pager service.
- 12. (currently amended) The circuit arrangement of claim 1, wherein the second circuit further comprises a second input line for receiving IR signals transmitted from an IR blaster sources, the second circuit transmits at the source and a second output line for transmitting the IR signals for remotely controlling an external device.
- 13. (original) The circuit arrangement of claim 1, wherein the second circuit provides feedback between the output line of the first circuit and the input line of the first circuit.
- 14. (currently amended) The circuit arrangement of claim 1 wherein the control circuit controls the signals transmitted from the output line of the second circuit output line to the input line of the first circuit input line according to a mode of operation.

15. (currently amended) A method for controlling communication from a serial interface circuit to a receiver-transmitter circuit in a system under control of a CPU and an operating system, the method comprising the steps of:

detecting a mode of operation of the system;

if the mode is a first mode, allowing the serial interface circuit to transmit signals to the receiver-transmitter circuit; and

if the mode is a second mode, detecting whether the receiver-transmitter circuit is transmitting signals to the serial <u>interface</u> circuit, <u>and</u> if the receiver-transmitter <u>circuit</u> is transmitting <u>signals</u> to the <u>serial interface circuit</u>, prohibiting the <u>serial interface circuit</u> to transmitting signals to the receiver-transmitter <u>circuit</u>.

- 16. (currently amended) The circuit arrangement \underline{method} of claim 15 wherein the receiver-transmitter circuit is a selected one of \underline{a} Universal Asynchronous Receiver/Transmitter (UART) and \underline{a} Universal Synchronous/Asynchronous Receiver/Transmitter (USART).
- 17. (currently amended) The <u>circuit arrangement method</u> of claim 15, wherein the serial interface circuit is a G-Link circuit.
- 18. (currently amended) The circuit arrangement method of claim 15 wherein the serial interface circuit further comprises a bi-directional line.
- 19. (currently amended) The <u>circuit arrangement method</u> of claim 18, wherein short-circuiting the bi-directional line initiates a demonstration mode.
- 20. (currently amended) The <u>circuit arrangement method</u> of claim 19 wherein the shorting circuiting is a short circuit to ground.